The paper realizes the design of SDXC matrix with Verilog HDL based on a improved unit architecture.

• 通过改进传统数字交叉连接矩阵的单元结构,详细介绍了基于Verilog语言的SDXC矩阵设计的一种新方法。