The Viterbi algorithm and deskew algorithm are implemented using Verilog hardware description language.

• 本论文硬件实现了适用于1000BASE-T收发器的Viterbi译码器和数据对齐模块。