您要查找的是不是:
- The Processer Clock is the Master Clock. 请教高手:处理器时钟,主机时钟,外设时钟的关系?
- Design and Realization of Embedded Synchronization Clock System. 嵌入式同步时钟系统的设计与实现。
- Screening Tests on master clock culture medium of Agrocybe aegerita(Brig.)Sing. 杨树菇母种培养基筛选试验
- The level difference of these re-sults at SO is a main reflection of the level difference of UTC master clock. So结果的水平差异主要是协调世界时主钟水平差异的反映;
- The normal idea to make up a digital controled oscillator (DCO)of the digital phase locked loop (DPLL)is to delete the pulses unwanted It need that the master clock frequency must be more faster than the output frepuency of the DPLL. 传统的数字锁相环 (DPLL)多采用吞脉冲的方法来实现DCO ,此方法要求工作频率远高于DPLL的输出频率。
- The master clock can be asynchronous with PCM data side clock or ADPCM data side clock. Using an 8-depth async FIFO solves the synchronization and exchange of data be-tween different clock domains. 主时钟与PCM数据端时钟或ADPCM数据端时钟可以是异步的,不同的时钟控制范围内的数据同步或交换是通过一个深度为8的FIFO来实现的;
- The master clock can be asynchronous with PCM data side clock or ADPCM data side clock.Using an 8-depth async FIFO solves the synchronization and exchange of data be-tween different clock domains. 主时钟与PCM数据端时钟或ADPCM数据端时钟可以是异步的,不同的时钟控制范围内的数据同步或交换是通过一个深度为8的FIFO来实现的;
- This essay mainly introduced electric time synchronous net-form mode,the basic concept and the determinant of GPS system.The basic technical need of substation GPS master clock is briefly summarized. 主要介绍了电力时间同步组网模式、GPS系统的基本概念及其决定因素,并对变电站GPS主时钟的基本技术要求作了简短小结。
- Study of biological clock system in mammals 哺乳动物的生物钟系统研究
- satellite disciplined clock system 卫星驯服时钟系统
- Support the HR Specialist to register the clocking system,such as attendance and overtime etc. Send the Statistics reports to HR manager and HR specialist . 协助人事专员进行考勤系统登记,例如出勤和加班统计,将统计发送给人力资源经理和人事专员。
- best master clock algorithm(BMC) 最佳主时钟算法
- Best Master Clock (BMC) algorithm 最佳主时钟算法
- master clock frequency of a computer 计算机主频
- It has been found that the major limitations of typical 8-bit MCU are the ALU structure based on accumulator ,the clock system design and the CISC architecture adopted in MCS-51 design. 分析发现,在传统八位微处理器设计中,影响其整体性能的主要原因是:基于累加器的ALU结构、CISC指令体系、时钟系统设计以及系统构架。
- I suppose you also have a caste system in your society. 我想你们的社会里也有一种等级制度。
- The right to dissent is part of our political system. 有持异议的权利是我们政治体制的组成部分。
- The cruel master beat his slaves with a whip. 残酷的主人鞭打他的奴隶。
- I didn't wake up until I heard the alarm clock. 直到听到闹钟的铃声我才醒来。