您要查找的是不是:
- Power Estimation Techniques at Logic Level 逻辑级功耗估计方法的研究
- What is more,this power model can also be utilized as a testing platform for system level and software level power estimation research. 同时,此功耗评估模型也可以作为高层功耗优化研究的测试平台,为系统级、软件级功耗优化研究提供支持。
- The input voltage at which the output logic level changes state. 输出逻辑电平改变状态时的输入电压。
- When the keyboard or mouse wants to send information, it first checks the Clock line to make sure it's at a high logic level. 当键盘或者鼠标想发送数据时,它首先必须检查时钟线,确认它处于高电平。
- What are the input and output specifications for logic levels? 输入输出电平多少?
- Power estimation and optimization at high level is the key technology in SOC design. 在高层次对系统进行功耗估算和功耗优化是SOC设计的关键技术。
- Multivalued logic method for power estimation in VLSI[C]//Proceedings of the 14th Chinese Institute of Electronics Symposium on Circuits and Systems.Xiamen:1998:70-77. VLSI功耗估计中的多值逻辑方法[C]//中国电子学会电路与系统学会第十四届年会论文集.;厦门:1998:70-77
- Francis turbine is applicable for the middle and low water level power station,Both have vertical and horizontal structure,and commonly designed in the scroll. 混流式水轮机用于中、低水头电站,有卧式、立式两种,一般采用金属蜗壳。
- Since the earth leakage protection circuit of KV level power supply system was frequently out of order in Huozhou mining bureau,the reform of the circuit was done. 针对霍州矿务局千伏级供电系统漏电保护电路,经常发生故障的现象,提出对该漏电保护电路进行改造,对于改制的原理及方法都进行了较为详尽地阐述。
- From the actual development project, this paper analyzed the logic level unmatched matters between 5V system and 3.3V system when they communicated with each other. 摘要从实际的开发项目入手,分析了5V系统与3.;3V系统在通信和控制时存在的逻辑电平不匹配的问题。
- SA-DFF compares the logic level of D-port and Q-port, automatically deactivates the internal clock when they are equal, or reactivates the internal clock when they are not equal. 自适应触发器监视D端和Q端的逻辑电平,当两者的逻辑电平相等时,就会自动把触发器的内部时钟停在逻辑高电平;
- The device allows data transmission from the A Bus to the B Bus or from the B Bus to the A Bus depending upon the logic level at the direction control (DIR) input. 设备允许数据传输从到B总线或从的B总线的一根总线在方向控制取决于逻辑水平的一根总线(DIR)输入。
- The cross power estimates from this averaging are refered to as a block. 由这个平均值估算的功率谱就是所提及的一个块。
- The power macromodel presented in this paper is built on the word level statistics of input stream, which can be applied to the power estimation of various Audio/Video DSP chips. 文中提出的功耗宏模型建立在字级信号统计的基础上,可用于各种音/视频信号处理芯片的功耗估计。
- The power source outputs uses three end constant voltage chip to carry on the constant voltage, and carries on after the high efficiency Darington tube expands flows meets the level power need. 电源输出采用三端稳压芯片进行稳压,并且利用大功率达林顿管进行扩流以满足后级功率需求。
- It also includes the provision of the APS system (ground level power supply).Delivery of the first trainset is planned for the end of 2008 and entry into commercial service for mid-2010. 还包括供应APS系统(底层电源),计划于2008年年底运送首个小列车,到2010年中旬将其推向商业服务。
- It works in a sequential manner and integrates logic level data structures, physical cell location information, and fast useful heuristics to handle large scale ECO functional changed lists. 这个解决方案以循序的方式工作,并且整合逻辑层次的资料结构与物理的元件位置资讯和快速有用的经验法则去处理大型的功能改动次序要求。
- Power estimation is the first step towards implementing low-power design in VLSI systems. 功耗评估是进行低功耗研究的基础。
- With unidirectional transmission lines there is a driver circuit that always is active at one end of the line, thus ensuring defined logic levels (see Figure 5). 对单向传输线,线路上的一端始终有一个有效的驱动器电路,因此可以保证所定义的逻辑成水平(参见图5)。