With the same number of multipliers in FPGA, the order of FIR filter in receiver with above optimum structure is nearly 4 times than it implemented in direct way.

• 在FPGA乘法器资源相同的条件下，采用最优结构设计的接收机内部FIR滤波器阶数比直接实现形式高了近4倍。