With the proposed digital calibration circuit, the mismatch-induced timing error among multiphase clocks can be reduced to be less than 1.2X quantization error theoretically.

• 理论上，利用所提出之数位校正电路，多相位输出间的相位误差可以减少至1.；2倍量化误差。