This paper porposes a pipelined architecture for implementation of DDC on FPGA, which, based on CORDIC algorithm, can save considerable hardware resources and improve the speed performance as well.

• 文中提出了一种基于流水线CORDIC算法的数字下变频实现方案,可有效地节省FPGA的硬件资源,提高运算速度。