This paper introduces a hysteresis comparator whose output can be delayed when the input signal is in rising time.

• 本文提出了一种在输入信号上升延迟滞的比较器电路。