This paper constructs the function simulation platform for buffer manager and the whole system, and validates the design on the platform after the RTL design.

• 在完成该单元的RTL级设计的基础上,进一步构建了该单元及整个系统的功能仿真平台,在该平台上验证了设计的正确性。