This AES chip is implemented in a typical 0.35mm CMOS cell-library technology.

• 此进阶加密标准晶片以典型的0.；35CMOS标准单元库来实现。