Third, the data interface including the asynchrony FIFO submodule between DSP and FPGA was designed.是什么意思_Third, the data interface including the asynchrony FIFO submodule between DSP and FPGA was designed.在线翻译_英语_读音_用法_例句