The whole program has passed the hardware debugging on CPLD experiment exploitation board which takes EPM7128SLC84-7 to be the main chip.

• “自顶向下”是本设计的主要特色,所有程序都通过了以EPM7128SLC84-7作为主芯片的CPLD实验开发板的硬件调试。