The proposed architecture have been fabricated in a 0.35-um CMOS process.The whole chip area is 2.1*1.0 mm2 including I/O buffers.

 
  • 我们所提出的架构是以0.;35-微米的互补是金氧半制程制造,电路面积为2
今日热词
目录 附录 查词历史