Sending and receiving block both complete the design of MAC driver in VHDL included: initialize the MAC register such as CMD IMR ISR etc.

• 发送和接收部分均采用相同的芯片，用VHDL语言对发送和接收模块分别进行编程控制，完成驱动程序的设计。