Reduce power consuming according to reduce the length of interconnect wire and consider the effect of binding and layout in the process of synthesis.

• 在综合的过程中考虑绑定和布局对电路实现的互连线长度的影响。通过减少互连线的长度，进而减少电路的功耗。