Methods of parameter extraction in VLSI layout verification are studied and a new resistance extractor based on a boundary element method is presented.

• 摘要总结了VLSI版图验证中提取电阻参数的各种方法的优缺点，给出了一种基于边界元法的电阻提取算法。