In this thesis, we develop a methodology which can be applied in buffered clock tree synthesis to achieve low power demands.

• 在本篇论文中，我们发展出一个方法能够在时钟树合成时，达到低功率的效果。