In this thesis, a placer based on optimizing the power consumption of clock gating network is presented.

• 本论文研制之电路摆置器，乃基于将用于低功耗设计下之闸控制时脉网路之功率消耗最佳化。