In this paper,the algorithm of high speed multiplier is analyzed and a 16-bit MBA-WT multiplier is proposed based on VHDL language.

• 分析了设计高速乘法器所用的算法,并且基于VHDL硬件描述语言设计出了一个16位MBA_WT乘法器。