In this paper,a scheme of radar timer based on FPGA for SAR is given.The reasonable clock design minimizes the skew of Global Clock and gets accurate synchronous Global Clock.

 
  • 给出了一种采用FPGA实现合成孔径雷达定时器的设计方案,通过合理的时钟设计,使全局时钟的畸变达到最小,保证得到高质量同步的全局时钟。
今日热词
目录 附录 查词历史