I graduated from the core task is to design: FPGA to create a VHDL-based language of the digital voltmeter.

• 我的毕业设计的核心任务是：采用FPGA来制作一个基于VHDL语言编写的数字电压表。