However, in a properly architected DSL chip that incorporates SELT, it is simple to remove these internal component variation effects and hence remove the associated degradations on SELT performance.

• 不过，在一个适当构架的合并SELT的DSL芯片中，易于去除这些内部元件公差的影响，从而去除相关的SELT性能下降。