During the design, a circuit is used to boost clock voltage to reduce the conducting resistance of NMOS switches and the effect of charge injecting.

• 采用时钟提升电路，降低了NMOS 开关的导通电阻，并减小了电荷注入的影响。