Digital block was partitioned into hierarchy modules firstly, the RTL coding of sub-modules have been simulated in ModelSim.

• 数字部分的设计遵循结构化的设计原则,先进行模块划分,然后用Verilog语言完成各个模块的RTL级的描述,并在Modelsim中进行了功能仿真。