Compared with ternary D-type flip-flop, this design reduces power dissipation significantly when input signals have low switching activity.

• 与三值D触发器相比，该触发器在输入信号开关活动性较低的情况下具有更低的功耗。