Based on the anaysis of function of FPGA verification for ASIC design, a FPGA verification method for a RS-PC decoder chip is presented.

• 在分析FPGA验证对ASIC设计的作用的基础上,提出了一种为了验证RS-PC译码器芯片设计的FPGA验证方案。