As a bottleneck in the mixed-signal system design, high-speed ADC consumes a large chip area, power budget and designing period.

• 作为混合信号系统芯片设计中的一个瓶颈,高速模数转换器消耗大量的芯片面积、功耗和设计时间。