Again the attacker first marks the SMRAM as WB cacheable, by manipulating system MTRR registers.

• 同样攻击者首先通过操作系统MTRR寄存器把SMRAM标记为可回写缓存。