After described with VHDL, we do emulate and synthesis to each block.

• 分别对各模块采用VHDL进行描述后，进行了仿真和综合。