A general approach for node extraction of circuit layout and a node compaction method are given in this paper.

• 提出了一种版图电路节点提取及节点压缩算法。