A clock Network is combinational logic between a clock source and the registers in the transitive fanout of the source.

• 时钟网络：网络是一个时钟之间的时钟源和源寄存器传递扇组合逻辑。