A 36-bit fully-encoding shifter used for mantissa right shifting, a 43-bit register array and a partially decoder with 5 inputs and 11 outputs are presented.

• 另外还完成了一个43位寄存器组和一个5输入11输出部分译码器的电路和版图设计。